Paket: yosys-abc (0.52-1)

[ Kaynak: yosys  ]

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

yosys-abc ile İlgili Diğer Paketler

• dep: libbz2-1.0

  high-quality block-sorting file compressor library - runtime

• dep: libc6 (>= 2.38)

  GNU C Library: Shared libraries
  ayrıca şunun tarafından sağlanan bir sanal paket libc6-udeb

• dep: libreadline8t64 (>= 6.0)

  GNU readline and history libraries, run-time libraries

• dep: libstdc++6 (>= 13.1)

  GNU Standard C++ Library v3

• dep: zlib1g (>= 1:1.1.4)

  compression library - runtime

yosys-abc indir

Tüm mevcut mimariler için indir

Mimari	Paket Boyutu	Kurulu Boyut	Dosyalar
arm64	4.271,4 kB	12.054,0 kB	[dosya listesi]