Alle Optionen
sid  ] [  experimental  ]
[ Quellcode: yosys  ]

Paket: yosys-abc (0.33-6)

Links für yosys-abc

Screenshot

Debian-Ressourcen:

Quellcode-Paket yosys herunterladen:

Betreuer:

Externe Ressourcen:

Ähnliche Pakete:

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

Andere Pakete mit Bezug zu yosys-abc

  • hängt ab von
  • empfiehlt
  • schlägt vor
  • erweitert

yosys-abc herunterladen

Download für alle verfügbaren Architekturen
Architektur Paketgröße Größe (installiert) Dateien
arm64 4.781,1 kB14.568,0 kB [Liste der Dateien]