软件包：yosys-doc（0.33-6~exp3）

[ 源代码： yosys  ]

试制（Experimental）软件包

警告：这个软件包来自于 experimental 发行版。这表示它很有可能表现出不稳定或者出现 bug ，甚至是导致资料损失。请务必在使用之前查阅 changelog 以及其他潜在的文档。

Framework for Verilog RTL synthesis (documentation)

Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.

Yosys can be adapted to perform any synthesis job by combining the existing passes (algorithms) using synthesis scripts and adding additional passes as needed by extending the yosys C++ code base.

This package contains the manual.

其他与 yosys-doc 有关的软件包

• sug: yosys

  Framework for Verilog RTL synthesis

下载 yosys-doc

下载可用于所有硬件架构的

硬件架构	软件包大小	安装后大小	文件
all	1,829.8 kB	2,485.0 kB	[文件列表]