Package: yosys-doc (0.33-6~exp3)

[ Source: yosys  ]

Experimental package

Warning: This package is from the experimental distribution. That means it is likely unstable or buggy, and it may even cause data loss. Please be sure to consult the changelog and other possible documentation before using it.

Framework for Verilog RTL synthesis (documentation)

Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.

Yosys can be adapted to perform any synthesis job by combining the existing passes (algorithms) using synthesis scripts and adding additional passes as needed by extending the yosys C++ code base.

This package contains the manual.

Other Packages Related to yosys-doc

• sug: yosys

  Framework for Verilog RTL synthesis

Download yosys-doc

Download for all available architectures

Architecture	Package Size	Installed Size	Files
all	1,829.8 kB	2,485.0 kB	[list of files]