[ sid ]
[ experimental ]
软件包：yosys-abc（0.33-6） [debports]
Sequential Logic Synthesis and Verification Algorithms
ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.
This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.
其他与 yosys-abc 有关的软件包
|
|
|
|
-
- dep: libbz2-1.0
- 高品质块排序文件压缩程序库 - 运行时库
-
- dep: libc6 (>= 2.38)
- GNU C 语言运行库：共享库
同时作为一个虚包由这些包填实： libc6-udeb
-
- dep: libgcc-s2 (>= 4.2.1)
- GCC 支持库
-
- dep: libreadline8t64 (>= 6.0)
- GNU readline 与 history 库，运行时
-
- dep: libstdc++6 (>= 13.1)
- GNU 标准 C++ 库，第3版
-
- dep: zlib1g (>= 1:1.2.3.3)
- 压缩库 - 运行时