alle opties
sid  ] [  experimental  ]
[ Bron:  ]

Pakket: yosys-abc (0.33-6) [debports]

Verwijzigingen voor yosys-abc

Screenshot

Debian bronnen:

Het bronpakket downloaden:

Niet gevonden

Beheerders:

Externe bronnen:

Vergelijkbare pakketten:

Sequential Logic Synthesis and Verification Algorithms

ABC is a system for synthesis and verification of binary sequential logic circuits appearing in synchronous hardware designs. It combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

This is a fork of berkeley-abc maintained by the YosysHQ team for use in the yosys RTL synthesis framework.

Andere aan yosys-abc gerelateerde pakketten

  • depends
  • recommends
  • suggests
  • enhances

yosys-abc downloaden

Pakket downloaden voor alle beschikbare platforms
Platform Pakketgrootte Geïnstalleerde grootte Bestanden
m68k (unofficial port) 5.125,1 kB15.819,0 kB [overzicht]