[ Bron: verilator ]
Pakket: verilator (4.010-1)
Verwijzigingen voor verilator
Debian bronnen:
Het bronpakket verilator downloaden:
Beheerders:
Externe bronnen:
- Homepage [www.veripool.org]
Vergelijkbare pakketten:
fast free Verilog simulator
Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams.
Andere aan verilator gerelateerde pakketten
|
|
|
|
-
- dep: libc6 (>= 2.28)
- GNU C Bibliotheek: Gedeelde bibliotheken
Ook een virtueel pakket geboden door: libc6-udeb
-
- dep: libgcc1 (>= 1:4.2)
- GCC support bibliotheek
-
- dep: libstdc++6 (>= 5.2)
- GNU Standard C++ Library v3
-
- rec: libsystemc-dev
- Development files for SystemC library
-
- sug: gtkwave
- VCD (Value Change Dump) file waveform viewer