Пакет: yosys-doc (0.8-1)

[ Източник: yosys  ]

Documentation for Yosys

Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.

Yosys can be adapted to perform any synthesis job by combining the existing passes (algorithms) using synthesis scripts and adding additional passes as needed by extending the yosys C++ code base.

This package contains the manual.

Други пакети, свързани с yosys-doc

• sug: yosys

  Framework for Verilog RTL synthesis

Изтегляне на yosys-doc

Изтегляне за всички налични архитектури

Архитектура	Големина на пакета	Големина след инсталиране	Файлове
all	2 389,5 кБ	2 520,0 кБ	[списък на файловете]