Пакунок: opensta-dev (0~20191111gitc018cb2+dfsg-1.1) [debports]

[ Source:  ]

Gate-level Static Timing Analyzer - development files

After synthesis, place and route of a digital circuit, it is necessary to verify the timing of the design. OpenSTA is a tool for doing exactly that. It has a Tcl interface for entering commands for analysing designs.

It typically takes as input a verilog netlist, a liberty file, and other parasitics information from the placed and routed design.

This package contains the header files and some libraries for development.

Завантажити opensta-dev

Завантаження для всіх доступних архітектур

Архітектура	Розмір пакунка	Розмір після встановлення	Файли
sh4 (unofficial port)	1,309.0 kB	8,124.0 kB	[список файлів]