Paquet : opensta-dev (0~20191111gitc018cb2+dfsg-1.1) [debports]

[ Paquet source :  ]

Gate-level Static Timing Analyzer - development files

After synthesis, place and route of a digital circuit, it is necessary to verify the timing of the design. OpenSTA is a tool for doing exactly that. It has a Tcl interface for entering commands for analysing designs.

It typically takes as input a verilog netlist, a liberty file, and other parasitics information from the placed and routed design.

This package contains the header files and some libraries for development.

Télécharger opensta-dev

Télécharger pour toutes les architectures proposées

Architecture	Taille du paquet	Espace occupé une fois installé	Fichiers
ppc64 (portage non officiel)	1 275,5 ko	11 390,0 ko	[liste des fichiers]