Paketti: yosys-doc (0.8-1)

[ Source: yosys  ]

Documentation for Yosys

Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.

Yosys can be adapted to perform any synthesis job by combining the existing passes (algorithms) using synthesis scripts and adding additional passes as needed by extending the yosys C++ code base.

This package contains the manual.

Muut pakettiin yosys-doc liittyvät paketit

• sug: yosys

  Framework for Verilog RTL synthesis

Imuroi yosys-doc

Imurointi kaikille saataville arkkitehtuureille

Arkkitehtuuri	Paketin koko	Koko asennettuna	Tiedostot
all	2,389.5 kt	2,520.0 kt	[tiedostoluettelo]